The paper presents the design stages of a single-phase Silicon Carbide bidirectional 1 DC-AC converter. This includes the LCL filter design responsible to meet grid connection 2 requirements. A 3kW laboratory prototype of the power converter is built employing a low-cost 
standard. This is accomplished using a filter between the switches and the grid.
30
The filter has a big influence on the converter's size, cost and performance. It's possible to 31 reduce its size using higher switching frequencies, which is one of the reasons why wide band gap 32 semi-conductors contribute to smaller and more efficient power converters.
33
On the other side, exploring the switches at their maximum frequency all the time will lead to 34 excess switching losses. For this reason, variable switching frequency is used on this work. This is 35 done by controlling the current on the inductor L 1 within a hysteresis window, as seen on Figure 2 .
Figure 2. Inverter control block diagram
THD is calculated by (1), where I 50Hz is the pretended grid's current and I n th sw is the n th harmonic of the ripple current which is due to the current hysteresis control window. Although choosing a very small hysteresis error window width would result in a low THD, it would require a very high switching frequency or a very large filter inductor. So there's a trade-off between to minimizing the THD, keeping the switching frequency within feasible values to limit the switching losses and maintaining the inductor with a compact size, [7] . (1)
To summarize, the semiconductor's maximum switching frequency and the need to maintain 37 THD low by keeping the current hysteresis window small obligates a certain inductance value for L 1 .
38
Since this work is applied for telecom energy storage systems, and this usually happens at low the transformer, L 1 , L 2 , C and R C are the filter parameters shown on Figure 1 . These parameters are 51 calculated using (4), (5) and (6). L 2 is measured, it is the short-circuit impedance of the transformer 52 plus the line inductance seen from the low voltage side of the transformer. Table 1 presents the values 53 used for these calculations during this research work. 
2.2. Inductor Design Power inductors aren't exactly off-the-shelf components, each system has its own needs. In this 59 section, it's presented the power inductor design procedure for a prototype application.
60
The power inductor design starts with the choice of the core material. This should be addressed carefully since there are several materials available and all have their pros and cons, the right choice depends on the design priorities and specifications, [11] . Core suppliers for each specific core give the inductance factor. The inductance is then calculated using (7), where N is the number of wire turns and A L is the core inductance factor. It's important to note that in cores with gaps, A L needs to be adjusted to include the gap effects, also it's important to take into account the core saturation, which leads to a lower value of inductance.
There are a number of methods to calculate inductor's core loss, some extremely complex and 61 only applicable for certain conditions, [9] . Core suppliers usually make available a set of curves for 62 each material at specific frequencies, with straightforward formulas that can predict the core losses
63
for applications similar to the one treated in this article.
64
For power inductors, the high-frequency effects on the windings must be taken into account.
65
These high-frequency effects result in extra losses and are due to the skin and proximity effects that 66 are manifested by changing the current density inside the conductor's section, [10, 12] .
67
The total winding losses for the application treated in this work is given by (8), where R 50Hz is the wire resistance at 50Hz that is very close to the DC resistance, I 50Hz is the pretended 50Hz current on the inductor, R n th sw is the wire resistance for the n th harmonic due to switching frequency, and I n th sw is the n th current harmonic due to switching. As a synchronization application, the frequency divider block isn't applicable since the required During the PLL design it is necessary to make the assumption that the PLL is in locked mode, this means that the frequencies of the input signal, ω 1 , and feedback signal, ω 2 are the same. This consideration facilitates the multiplication between the squared input signal, u 1 , and the sinusoidal feedback signal u 2 , given in ( 9), where θ 1 is the input signal's phase angle and θ 2 is the feedback signal's phase angle.
Ignoring the harmonics terms and considering the low difference between the angles, when the PLL is the square wave amplitude, and U 2 is the feedback wave amplitude.
For the filter block, a proportional-integral filter (PI) is chosen because of its pole on origin which the PI filter parameters. The VCO transfer function is given by (13), being K 0 the VCO gain.
The complete PLL block diagram is shown on Figure 5 . 
, transfer functions, given 93 respectively by (14) and (15).
The closed loop transfer function is very similar to a well known equation on systems control 95 theory given by (16), where ζ is the system damping coefficient and ω n its natural frequency.
Comparing the terms from (15) to (16) it's possible to make the assumptions given by (17) and The simulation results obtained using MATLAB R (The MathWorks Inc., Natick, MA, USA) The multiplier phase detector has a problem resultant from the multiplication of the two signals
103
(input and feedback), this is the introduction of harmonics in the signal U d , given in (9) Figure 7 , implemented with two 1st order filters in cascade to reduce the coefficient variable sizes.
111
This filter is applied to the sine wave generated for reference with a cutoff frequency of 50Hz to allow 112 this frequency and block part of the 2nd harmonic (100Hz) and from there on. For convenience, it was
113
implemented an input on the filter's block, θ * , to enable shifting the output sinusoidal wave, u PLL , in 114 reference to the grid's voltage.
115
Phase Detector Filter VCO Low-Pass Filter 
For the low-pass filter used to attenuate the unwanted harmonics, applying the same 123 transformation, (21) becomes (22), where ω c is the filter cutoff frequency.
The simulation results obtained in the discrete domain are shown on Figure 8 . 
Laboratory Setup

127
A 3kW experimental prototype of the topology proposed is built. This prototype uses 300A SiC
128
MOSFETs capable of switching at 100kHz, which are a few times higher than the Si-IGBTs equivalent, 129 due to lower switching losses, higher output current capability and significantly lower current Gate Array (FPGA), Spartan R 3 (Xilinx Inc., San Jose, CA, USA). According to (2) and given on Figure 9 . 
Phase Locked Loop Implementation
139
For this research work, it's was given importance to build a low-cost PLL to synchronize with 
Laboratory Results
150
The experimental results were taken at 2kW and 3kW charging the batteries, see Figures side of the transformer, 32V RMS ). Although the current waveform at 2kW has a bigger THD than operating at 3kW, that is expected because the current at grid frequency is lower, while the ripple 155 stays the same, the THD still is less than 5% fulfilling the network requirements. 
Conclusions
157
This paper presented the implementation and control of a DC-AC converter with unity power 
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